

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

| In re application of: | § | • |
|--|--------|-----------------------------|
| Chi-Chun Chen et al. | § | Group Art Unit: 2812 |
| Serial No. 10/600,393 | § 8 | |
| Scriat 140. 10/000,595 | 8 | Examiner: Thomas, Toniae M. |
| Filed: June 20, 2003 | § | |
| | § | Conf. No.: 8529 |
| For: Method of Forming Dual Gate Insulator | § | |
| Layers for CMOS Applications | § | |

INFORMATION DISCLOSURE STATEMENT

Commissioner For Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

In compliance with the duty of disclosure under 37 CFR §1.56, and in accordance with the practice under 37 CFR §1.97 and §1.98, the Examiner's attention is directed to the documents listed on the enclosed modified Form PTO-1449. No inference should be made that the cited references are in fact material, are in fact prior art, or that no better art exists. The cited patents are listed in numerical order and are not in any order based on their pertinence.

Accompanying this transmittal is the \$180.00 fee set forth in 37 CFR \$1.17(p) for submission of an Information Disclosure Statement under §1.97(c).

The Commissioner is hereby authorized to charge any additional fees which may be required or credit any overpayment to Deposit Account 08-1394.

It is respectfully requested that the above information be considered by the Examiner and that a copy of the enclosed Form PTO-1449 be returned indicating that such information has been considered.

12/30/2004 HVUONG1 00000023 10600393

01 FC:1806

180.00 OP

Date: 12-22-04 HAYNES AND BOONE, LLP 901 Main Street, Suite 3100 Dallas, Texas 75202-3789 Telephone: 972-739-8635 Facsimile: 214-200-0853

File: 24061.461

R-94499.1

Respectfully submitted,

David M. O'Dell Registration No. 42,044

| Certificate of Mail | ing |
|---------------------|-----|
|---------------------|-----|

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to Commissioner For Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on 12-22-04

Bonnie Boyle

Printed Name

Signature

In place of PTO-1449 U. S. DEPARTMENT OF COMMERCE Application National PATENT AND TRADEMARK OFFICE Complete if Known Form 10/600,393 DEC 2 9 2004 Filing Date June 20, 2003 INFORMATION DISCLOSURE PARTIE MADERAL Chi-Chun Chen et al. Applicant(s) STATEMENT BY APPLICANT 2822 (use as many sheets as necessary) Art Unit Examiner Name-Thomas, Toniae M. SHEET OF Attorney Docket Number 2002-0066 / 24061.461 1

| | | | U. S. PATENT DO | CUMENTS |
|------------------------|-------------|-----------------|------------------|---|
| Examiner's Initials | Cite No. | Document Number | Publication Date | Name of Patentee or Applicant of Cited Document |
| | AA | 5960289 | 09-28-1999 | Tsui et al. |
| - | AB | 6030862 | 02-29-2000 | Kepler |
| | AC | 6037224 | 03-14-2000 | Buller et al. |
| | AD | 6110842 | 08-29-2000 | Okunno et al. |
| | ΑE | 6121091 | 09-19-2000 | Wang |
| | AF | 6262455 | 07-17-2001 | Lutze et al. |
| | AG | 6294421 | 09-25-2001 | Gonzalez et al. |
| | | | | |
| | | , | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | - | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |
| | | | | |

| | FOREIGN PATENT DOCUMENTS | | | |
|------------------------|--------------------------|--|--|--|
| Examiner's Initials | Cite No: | Foreign Patent Document (Country Code - Number - Kind) | | |
| | | | | |
| | | | | |
| | | | | |

| | OTHER PRIOR ART | | |
|------------------------|-----------------|---|--|
| Examiner's Initials | Cite No. | Include name of the author (in CAPITAL LETTERS), title of the article, title of the item, date, page(s), volume- issue number(s), publisher, city/country where published | |
| - | AH | G. LUCOVSKY et al., "Formation of thin film dielectrics by remove plasma-enhanced chemical-vapor deposition (remote PECVD)", Applied Surface Science, Volume 39, Issue 1-4, October 1989, Pages 33-36. | |
| · | Al | STANLEY WOLF et al., "Silicon Processing For The VLSI Era, Volume 1: Process Technology", Lattice Press, Sunset Beach, CA, 3 pages | |
| | AJ | HOWARD CHIH-HAO WANG et al., "Hot Carrier Reliability Improvement by Utilizing Phosphorus Transient Enhanced Diffusion for Input/Output Devices of Deep Submicron CMOS Technology", IEEE Electronic Device Letters, Vol. 21, No. 12, December 2000, 2 pages | |
| | AK | HOWARD CHIH-HAO WANG et al., "Arsenic/Phosphorus LDD Optimization by Taking Advantage of Phosphorus Transient Enhanced Diffusion for High Voltage Input/Output CMOS Devices", IEEE Transactions on Electron Devices, Volume 49, No. 1, January 2002, 5 pages. | |
| | | | |